|
Re: Aluminum SR4 CSIT
Friendly reminder to approve Aluminium SR4 RC
Thanks
Friendly reminder to approve Aluminium SR4 RC
Thanks
|
By
Daniel de la Rosa
·
#13743
·
|
|
Re: Aluminum SR4 CSIT
Sorry, i meant to say that TSC can proceed with Aluminium SR4 RC approval
https://wiki.opendaylight.org/display/ODL/Aluminum+SR4+Release+Approval
Please proceed to approve it as soon as
Sorry, i meant to say that TSC can proceed with Aluminium SR4 RC approval
https://wiki.opendaylight.org/display/ODL/Aluminum+SR4+Release+Approval
Please proceed to approve it as soon as
|
By
Daniel de la Rosa
·
#13742
·
|
|
Re: Aluminum SR4 CSIT
Hello TSC and all
Thanks to Rangan and Srinivas, Aluminium SR4 can be released now. Anil, please proceed at your earliest convenience.
Thanks
Hello TSC and all
Thanks to Rangan and Srinivas, Aluminium SR4 can be released now. Anil, please proceed at your earliest convenience.
Thanks
|
By
Daniel de la Rosa
·
#13741
·
|
|
Re: [integration-dev] [opendaylight-dev][release] OpenDaylight - Silicon SR1 release status
Thank you Gilles. Luis, I think we can proceed with the official distribution of Silicon SR1
Thank you Gilles. Luis, I think we can proceed with the official distribution of Silicon SR1
|
By
Daniel de la Rosa
·
#13740
·
|
|
Re: [integration-dev] [opendaylight-dev][release] OpenDaylight - Silicon SR1 release status
Hello,
I’ve released the TransportPCE artifacts in version 3.1.0 for Silicon SR1 (seehttps://logs.opendaylight.org/releng/vex-yul-odl-jenkins-1/transportpce-release-merge/18/).
Everything looks
Hello,
I’ve released the TransportPCE artifacts in version 3.1.0 for Silicon SR1 (seehttps://logs.opendaylight.org/releng/vex-yul-odl-jenkins-1/transportpce-release-merge/18/).
Everything looks
|
By
Gilles Thouenon
·
#13739
·
|
|
Aluminum SR4 CSIT
Hello TSC and all
I just picked AR#481 as an Aluminium SR4 RC... Please check it as soon as
Hello TSC and all
I just picked AR#481 as an Aluminium SR4 RC... Please check it as soon as
|
By
Daniel de la Rosa
·
#13738
·
|
|
[opendaylight-dev][release] OpenDaylight - Silicon SR1 release status
Hello All,
OpenDaylight Silicon SR1 version bump is complete and the staging repository is being promoted. The 'stable/silicon' branch is unlocked and ready for development.
Pending activities
Hello All,
OpenDaylight Silicon SR1 version bump is complete and the staging repository is being promoted. The 'stable/silicon' branch is unlocked and ready for development.
Pending activities
|
By
Anil Belur
·
#13737
·
|
|
Re: [release] Silicon SR1 CSIT check
Ok Silicon SR1 has been approved so Anil, please proceed with the release.
Thanks
Ok Silicon SR1 has been approved so Anil, please proceed with the release.
Thanks
|
By
Daniel de la Rosa
·
#13736
·
|
|
Re: [release] Silicon SR1 CSIT check
Hello TSC members,
We have a unanimous vote to go ahead with the Silicon SR1 release.
I'll proceed with the release work shortly.
Thank you.
Hello TSC members,
We have a unanimous vote to go ahead with the Silicon SR1 release.
I'll proceed with the release work shortly.
Thank you.
|
By
Anil Belur
·
#13735
·
|
|
Re: [release] Silicon SR1 CSIT check
Dear TSC, friendly reminder to vote for Silicon SR1 ASAP
Thanks
Dear TSC, friendly reminder to vote for Silicon SR1 ASAP
Thanks
|
By
Daniel de la Rosa
·
#13734
·
|
|
TSC Meeting for June 3, 2021 at 9 am Pacific
Hello OpenDaylight Community,
Next TSC meeting is June 3, 2021 at 9 am Pacific Time.
The agenda proposal and the connection details for this meeting are available at the following URL:
Hello OpenDaylight Community,
Next TSC meeting is June 3, 2021 at 9 am Pacific Time.
The agenda proposal and the connection details for this meeting are available at the following URL:
|
By
Guillaume Lambert
·
#13733
·
|
|
Re: [release] Silicon SR1 CSIT check
Thanks Venkatrangan. So TSC, please proceed on Silicon SR1 RC approval at your earliest convenience
https://wiki.opendaylight.org/display/ODL/Silicon+SR1+Release+Approval
Thank you all
Thanks Venkatrangan. So TSC, please proceed on Silicon SR1 RC approval at your earliest convenience
https://wiki.opendaylight.org/display/ODL/Silicon+SR1+Release+Approval
Thank you all
|
By
Daniel de la Rosa
·
#13732
·
|
|
Re: [release] Silicon SR1 CSIT check
Hi,
Chcked both the jobs.
bgpcep https://jenkins.opendaylight.org/releng/job/bgpcep-csit-1node-bgp-ingest-all-silicon/332/ - The texts did not run at all, but it will be green because Luis patched
Hi,
Chcked both the jobs.
bgpcep https://jenkins.opendaylight.org/releng/job/bgpcep-csit-1node-bgp-ingest-all-silicon/332/ - The texts did not run at all, but it will be green because Luis patched
|
By
Venkatrangan Govindarajan
·
#13731
·
|
|
TSC Meeting for May 27 , 2021 at 10 pm Pacific
Hello OpenDaylight Community,
Next TSC meeting is May 27, 2021 at 10 pm Pacific Time.
The agenda proposal and the connection details for this meeting are available at the following
Hello OpenDaylight Community,
Next TSC meeting is May 27, 2021 at 10 pm Pacific Time.
The agenda proposal and the connection details for this meeting are available at the following
|
By
Guillaume Lambert
·
#13730
·
|
|
Functest Kubernetes v1.21 is out!
#release
#announcement
Hi,
I eagerly announce the release of Functest Kubernetes v1.21.
Here is the full verification job in
Hi,
I eagerly announce the release of Functest Kubernetes v1.21.
Here is the full verification job in
|
By
Cedric Ollivier
·
#13729
·
|
|
Code Freeze Aluminum as part of SR4 release
Hello TSC and all
We are going to code freeze Aluminum for all Managed Projects ( cut and lock release branches ) on Monday May 31st at 10 am pst.
Please remember that we only allow blocker bug fixes
Hello TSC and all
We are going to code freeze Aluminum for all Managed Projects ( cut and lock release branches ) on Monday May 31st at 10 am pst.
Please remember that we only allow blocker bug fixes
|
By
Daniel de la Rosa
·
#13728
·
|
|
Re: [release] Silicon SR1 CSIT check
Hello Robert and all
Ok so if I've got this right, i picked Silicon AR#296 Integration build #334 and this is what we got from the csit failed
Hello Robert and all
Ok so if I've got this right, i picked Silicon AR#296 Integration build #334 and this is what we got from the csit failed
|
By
Daniel de la Rosa
·
#13727
·
|
|
Re: [release] Silicon SR1 CSIT check
Agreed. At this point I think we should take a look at this night's
autorelease/tests to see where we are.
I think we should be in a good shape to release.
Regards,
Robert
Agreed. At this point I think we should take a look at this night's
autorelease/tests to see where we are.
I think we should be in a good shape to release.
Regards,
Robert
|
By
Robert Varga
·
#13726
·
|
|
Re: [release] Silicon SR1 CSIT check
Merged the patch. I think we can analyze the perf degrade as a ticket.
செவ்., 25 மே, 2021, பிற்பகல் 9:19 அன்று, Luis Gomez <ecelgp@...>
Merged the patch. I think we can analyze the perf degrade as a ticket.
செவ்., 25 மே, 2021, பிற்பகல் 9:19 அன்று, Luis Gomez <ecelgp@...>
|
By
Venkatrangan Govindarajan
·
#13725
·
|
|
Re: Silicon SR1 CSIT check
AFAIK, the only remaining issue is the BGP perf test and this patch can partially take care of it (fixes the test to pass):
https://git.opendaylight.org/gerrit/c/integration/test/+/96294
BR/Luis
AFAIK, the only remaining issue is the BGP perf test and this patch can partially take care of it (fixes the test to pass):
https://git.opendaylight.org/gerrit/c/integration/test/+/96294
BR/Luis
|
By
Luis Gomez
·
#13724
·
|